Kontakt
Wie einkaufen
Versand
Kaufberater
Network Intrusion Detection Based on Shift-OR Circuit
A High Performance Circuit Design Applied to Network Intrusion Detection System on a SoPC Platform
Englisch
112 b
Bis zu 30 Tage Rückgaberecht
Kunden kauften auch
/
Broschur
9.90
€
/
Broschur
20.99
€
This thesis introduces a novel FPGA based signature match co-processor that can serve as the core of a hardware-based network intrusion detection system (NIDS). The central idea of the signature match co-processor is an architecture based on the shift-or algorithm, which utilizes simple shift registers, OR gates, and ROMs where patterns are stored. Moreover, the architecture can be improved further by the removal of the ROM. The proposed architecture has been prototyped, simulated and synthesized by the Altera Stratix FPGA. Experimental results reveal that the circuit with processing two characters at a time attains the throughput up to 6.75 Gbits/sec with area cost of 0.7 logic elements (LEs) per character. The circuit with processing four input characters at a time achieves the throughput up to 9.2 Gbits/sec with area cost of 2.75 LE per character. As proposed architecture achieves higher throughput and less hardware resource in the FPGA implementations of NIDS.
Informationen zum Buch
Englisch
Verschenken Sie dieses Buch noch heute
Es ist ganz einfach
1 Legen Sie das Buch in Ihren Warenkorb und wählen Sie den Versand als Geschenk 2 Wir schicken Ihnen umgehend einen Gutschein 3 Das Buch wird an die Adresse des beschenkten Empfängers geliefertDas könnte Sie auch interessieren
/
Broschur
30.79
€
/
Hardcover
215.89
€
Hallo! Ich bin Libroamiko, dein Buchberater.
Wie kann ich dir helfen?