Kontakt
Jak kupować
Dostawa
Doradca ds. zakupów
Low-Power Design and Power-Aware Verification
Angielski
257 b
Nawet do 30 dni na zwrot
Klienci kupili także
/
Miękka
7.39
€
/
Miękka
43.29
€
/
Miękka
13.90
€
/
Miękka
13.09
€
Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base. LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format standards are no longer special features. These technologies and methodologies are now part of industry-standard design, verification, and implementation flows (DVIF). Almost every chip design today incorporates some kind of low power technique either through power management on chip, by dividing the design into different voltage areas and controlling the voltages, through PA dynamic and PA static verification, or their combination. The entire LP design and PA verification process involves thousands of techniques, tools, and methodologies, employed from the r egister transfer level (RTL) of design abstraction down to the synthesis or place-and-route levels of physical design. These techniques, tools, and methodologies are evolving everyday through the progression of design-verification complexity and more intelligent ways of handling that complexity by engineers, researchers, and corporate engineering policy makers.
Informacje o książce
Angielski
Kategoria
Podaruj tę książkę jeszcze dziś
To łatwe
1 Dodaj książkę do koszyka i wybierz „dostarczyć jako prezent” 2 W odpowiedzi wyślemy Ci bon 3 Książka dotrze na adres obdarowanegoMogłoby Cię także zainteresować
/
Miękka
10.79
€
/
Adobe ePub DRM
84.92
€
/
Miękka
10.49
€
/
Miękka
13.79
€
Cześć! Jestem Libroamiko, Twój doradca książkowy.
Jak mogę Ci pomóc?